Media Summary: Go from HDL to physical CMOS layout right now with This video will show how I designed the SR latches that my SUBLEQ cpu uses to form its registers. This video is mostly aย ...

From Top To Transistors Opensource - Detailed Analysis & Overview

Go from HDL to physical CMOS layout right now with This video will show how I designed the SR latches that my SUBLEQ cpu uses to form its registers. This video is mostly aย ...

Photo Gallery

From top to Transistors: opensource Verilog to ASIC flow
Podcasting 2.0 features at Transistor | De-centralized podcasting ๐Ÿ‘
How to select best transistor for a particular application?
The Ultimate Guide to Transistors (BJT Edition)
Fun with Transistors
How to Build Circuits with Fewer Transistors
View Detailed Profile
From top to Transistors: opensource Verilog to ASIC flow

From top to Transistors: opensource Verilog to ASIC flow

Go from HDL to physical CMOS layout right now with

Podcasting 2.0 features at Transistor | De-centralized podcasting ๐Ÿ‘

Podcasting 2.0 features at Transistor | De-centralized podcasting ๐Ÿ‘

The Podcasting 2.0

How to select best transistor for a particular application?

How to select best transistor for a particular application?

Welcome to the world of

The Ultimate Guide to Transistors (BJT Edition)

The Ultimate Guide to Transistors (BJT Edition)

Transistors

Fun with Transistors

Fun with Transistors

Transistors

How to Build Circuits with Fewer Transistors

How to Build Circuits with Fewer Transistors

This video will show how I designed the SR latches that my SUBLEQ cpu uses to form its registers. This video is mostly aย ...