Media Summary: This is the compilation of the 4 demonstrations shown at the RISC-V Summit Santa Clara 2025 within the This presentation delves into the innovative verification methodology Today's SoC developers need flexibility in computing systems and interconnect schemes that allow them to meet compute/watt ...

Breaking Performance Barriers Akeana Embedded - Detailed Analysis & Overview

This is the compilation of the 4 demonstrations shown at the RISC-V Summit Santa Clara 2025 within the This presentation delves into the innovative verification methodology Today's SoC developers need flexibility in computing systems and interconnect schemes that allow them to meet compute/watt ... Welcome to Codasip! Watch this video to know who we are and what we do. Who is Codasip? Our mission is to provide ... Watch this webinar to learn how a two-level MPI parallelization approach using one-sided communication can reduce ...

Photo Gallery

Breaking Performance Barriers | Akeana | embedded world 2026
Akeana : Breaking Performance Barriers - Graham Wilson, Akeana
Akeana Branding 2024
Full Demo Compilation from RISC-V Summit Santa Clara 2025
Streamlining High Performance RISC-V  IP Development with Cadence's Verification Solution
Leveraging RISC-V as a Unified Heterogeneous Hardware & Software Platform for Next-Gen AI Chips
Welcome to Codasip
Improving the Scalability of HPC Applications by Separating Computation from Communication
View Detailed Profile
Breaking Performance Barriers | Akeana | embedded world 2026

Breaking Performance Barriers | Akeana | embedded world 2026

... of high

Akeana : Breaking Performance Barriers - Graham Wilson, Akeana

Akeana : Breaking Performance Barriers - Graham Wilson, Akeana

Akeana

Akeana Branding 2024

Akeana Branding 2024

A promotional video created by

Full Demo Compilation from RISC-V Summit Santa Clara 2025

Full Demo Compilation from RISC-V Summit Santa Clara 2025

This is the compilation of the 4 demonstrations shown at the RISC-V Summit Santa Clara 2025 within the

Streamlining High Performance RISC-V  IP Development with Cadence's Verification Solution

Streamlining High Performance RISC-V IP Development with Cadence's Verification Solution

This presentation delves into the innovative verification methodology

Leveraging RISC-V as a Unified Heterogeneous Hardware & Software Platform for Next-Gen AI Chips

Leveraging RISC-V as a Unified Heterogeneous Hardware & Software Platform for Next-Gen AI Chips

Today's SoC developers need flexibility in computing systems and interconnect schemes that allow them to meet compute/watt ...

Welcome to Codasip

Welcome to Codasip

Welcome to Codasip! Watch this video to know who we are and what we do. Who is Codasip? Our mission is to provide ...

Improving the Scalability of HPC Applications by Separating Computation from Communication

Improving the Scalability of HPC Applications by Separating Computation from Communication

Watch this webinar to learn how a two-level MPI parallelization approach using one-sided communication can reduce ...